CNRS Technologies

Find the best CNRS technologies to boost your innovative project.

Newest patents

You are a research scientist?

We can guide you through the whole technology transfer process.

See all our services

You are a corporate player?

Thanks to our expertise, our network and our know-how of the innovation ecosystem, we support you throughout your project.

Contact us

Follow our news and upcoming events

Discover CNRS technologies

Meet our team

Close

Dynamic partial FPGA reconfiguration via an Ethernet network

Reference

01921-01

Patents status

French patent application FR08 50641 filed onFebruary 1st, 2008 entitled “Endo-reconfiguration partielle de FPGA via le réseau ethernet”

Inventors

Pierre BOMEL
Jean-Philippe DIGUET
Guy GOGNIAT

 

commercial status

Exclusive or non-exclusive licence

Laboratory

Laboratoire d’Electronique des Systèmes TEmps Réel http://web.univ-ubs.fr/lester/www-lester/Index.php

Description

In the last few years, it has been proposed a new method for reconfiguring partially a FPGA. This method is well known as partial and dynamic FPGA reconfiguration from Virtex (Xilinx).

The goal is to configure partially the FPGA for each kind of function that must be run. Therefore the silicon size of the FPGA is considerably decreased, as there is no need to implement all functions that could one day be used.

However, this method implies to memorize the reconfiguration data for all applications that can be run on the FPGA.

Then, the silicon area won in the FPGA is wasted by memories.

TECHNICAL DESCRIPTION

The invention allows partial dynamic reconfiguration of a FPGA connected to a network. Configuration data are loaded into the memory resource of the FPGA via a server connected to the network.

The invention is based on the access to a server containing the configuration data in data link layer (the layer 2 of the OSI model) via a local network.

The server is connected to the same network as the FPGA. It is unneeded to implement a routing system in the network layer (third layer of the OSI model)

Then, the invention provides an easy and low cost method to configure dynamically and partially a FPGA.

BENEFIT

Low cost
Reduction of memory resources
Easy to reconfigure

INDUSTRIAL APPLICATIONS

Digital Signal, Image Processing and Multimedia applications, embedded applications for system on chip design, 3 and 4G telecom applications: the end users portable device becomes field-adaptable by downloading software and configware (for the reconfigurable core) over the network down to the customer location: for instance for bug fixes, updates for changes (protocols and others), upgrading for new services (e. g. for innovating network services), adaptation to environments, or regional mobile phone standards (multi-standard handles).

For further information, please contact us (Ref 01921-01)

 

 


Need further information ?

Contact us
Close

Contact us

  • This field is for validation purposes and should be left unchanged.
Close

Newest patents